# Robei 集成电路实战







Copyright © Robei



Copyright © Robei

### 综合(Synthesis):

综合是为了完成从代码到门级电路的转换,也是 把我们的设计转换为FPGA可以读懂的配置文件的第 一个步骤。

## 常用的综合工具:

Design Compiler Xilinx ISE Altera Quartus II Xilinx Vivado

Copyright © Robei

实现(Implementation):

结合约束文件,把综合得到的逻辑门级电路制作成 为可以在目标FPGA上运行的实际电路。

### 转换>映射>布局布线>时序提取>配置

把多个设计源文件转换合并为一个设计库文件 把逻辑门级电路中的元件映射为物理元素 将映射后的物理元素分配到FPGA结构中 产生反标文件,供给后续时序仿真使用 产生FPGA配置的位流文件

## 位流(比特流)(BitStream):

是一个连续的位序列,实现软件与器件间的直接通讯。 位流文件成功生成后,即可将其下载到FPGA中来实现设计的功能。

Copyright © Robei

实验设计: 前端

设计包括直接连接到对应的输出LED的一些输入。其它 的输入在进行一些逻辑操作之后输出到剩余的LED。











```
assign led[0] = \sim swt[0];
2 module lighter(swt,led);
 3
4
                                assign led[1] = swt[1] \& \sim swt[2];
    //---Ports declearation
                                assign led[2] = (swt[1] & ~swt[2]) | (swt[2] & swt[3]);
 567
    input [3:0] swt;
    output [3:0] led;
                                assign led[3] = swt[2] \& swt[3];
8
9
10
    wire [3:0] swt;
    wire [3:0] led;
     //----Code starts here-----
  assign led[0] = ~swt[0];
  assign led[1] = swt[1] & ~swt[2];
  assign led[2] = (swt[1] & ~swt[2]) | (swt[2] & swt[3]);
  assign led[3] = swt[2] & swt[3];
16
  endmodule //lighter
```

## 测试模块设计:





Waveform File Edit View	Waveform le Edit View									
Signals		Values	15	10ns		20	Ons		30ns	
.ed[3:0]	7			C X	D X	C	22ns	X 6	X 1	X 0
swt[3:0]	A		es=("b1110; es=("b1110; es=("b1101; b1010;	F X	E	D	X	Хв		X 5
			es=(* b1011; es=(* b0110;							
			es=4"60110; ish:							

SWT[3:0]=Aled[3:0]=7SWT[3]=1led[3]=0SWT[2]=0led[2]=1SWT[1]=1led[1]=1SWT[0]=0led[0]=1

assign led[0] = ~swt[0]; assign led[1] = swt[1] & ~swt[2]; assign led[2] = (swt[1] & ~swt[2]) | (swt[2] & swt[3]); assign led[3] = swt[2] & swt[3];



实验设计: 后端





## 单击创建新项目**Create New Project**启动向导。 你将看到创建一个新的Vivado项目对话框。 单击**Next**;

Project Name Enter a name for your proje be stored	ect and specify a directory where the project data files will $ ightarrow$
Project name: lab1 Project location: C:/xup/fpga_f Create project subdirectory Project will be created at: C:/xu	Row/labs
	< Rack Next > Finish Cancel

## 点击Add Files添加设计好的.v文件:

1 (a) (a) (b) (b) (b) (b) (b) (b) (b) (b) (b) (b		HDL Source For	Name Library	index
5				
	Create File	dd Files Add Dire	A	
		les into project	nd add RTL include fil	can and
			ources into project	Copy sour
		ories	urces from subdirecto	d sourc
		ories	ources into project urces from subdirecto	py sour d sourc

Choose	a default Xi	linx part	or board for you	ır project. This	can be	changed	later.			2
Specify	Filter									
Product category		All	-	Package of Speed grade		clq400		-		
		Family	Zyng-7000 *			All Remaining				
000100	Sub-	Family	Zyng-7000		-	Temp grade		All Remaining		-
				Re	set All F	ilters				
Search:	р. Ст.									
Part		I/O F Cour	n Availabl	e LUT Elements	FlipF	lops F	Block RAMs	DSPs	Gb Transceivers	GT Tra
xc7z0100	cig400-3	400	100	17600	35200	) 6	0	80	0	0
xc7z0100	clg400-2	400	100	17600	35200	) 6	0	80	0	0
xc7z010	cla400-1	400	100	17600	35200	) 6	0	80	0	0
xc7z0200	clg400-3	400	125	53200	10640	00 1	40	220	0	0
xc7z0200	clg400-2	400	125	53200	10640	00 1	40	220	0	0
₽ xc/z0200	cig400-1	400	125	53200	10640	10 1	40	220	0	0
				_						-

Sources	_ 🗆 ど ×	
🔍 🛣 😂 🖬 🚼 🐘		
Design Sources (1)		
Hierarchy Libraries Compile Order	Sources	_ □ ピ ×
Sources   Y Templates	Design Sources (1) Design Sources (1) Constraints (1) Constraints (1) Independent of the second	
	Hierarchy Libraries Compi	ile Order

set\_property PACKAGE\_PIN M14 [get\_ports led[0]]
set\_property IOSTANDARD LVCMOS33 [get\_ports led[0]]

set\_property PACKAGE\_PIN M15 [get\_ports led[1]]
set\_property IOSTANDARD LVCMOS33 [get\_ports led[1]]

set\_property PACKAGE\_PIN G14 [get\_ports led[2]]
set\_property IOSTANDARD LVCMOS33 [get\_ports led[2]]

set\_property PACKAGE\_PIN D18 [get\_ports led[3]]
set\_property IOSTANDARD LVCMOS33 [get\_ports led[3]]



对RTL源文件进行分析。展开**the Open Elaborated** Design的下拉菜单中的RTL分析任务并且单击 Schematic查看原理图。



## 单击综合任务下拉菜单中的Run Synthesis。在 综合过程将在lab1.v文件运行以及所有分层文件。





单击项目摘要选项卡中的Table。请注意,估计有3个LUT和8 个IO(4输入和4输出)被使用。

Utilization				\$
Resource	Estimation	Available	Utilization %	1
LUT	3	17600		1
1/0	8	100		8

在综合下拉菜单下,单击Schematic,查看综合设计的示意图。



## 点击 Generate Bitstream 生成比特流文件:

Bitstream Generation successfully complet	ed.
ext	
View Reports	
Open Hardware Manager	
D Launch iMPACT	
Don't show this dialog again	

Hardware Session - unconnected

No hardware target is open. Open recent target Open a new hardware target

Select a hardv	ware targ	et from the list of ava	ilable targets on	the Vivado CSE	Server	
(vcse_server).						1
rdware Targets	5					
Type Port	t ESN					
xilinx_tcf	Digile	t/210279526127A				
A CONTRACTOR OF		A CONTRACTOR OF				
rdware Devices						
rdware Devices		TD Longth				
rdware Devices Name II	s D Code	IR Length				
rdware Devices Name II arm_dap_0 41	D Code BA00477	IR Length				
rdware Devices Name II arm_dap_0 41 xc7z010_1 1:	5 D Code BA00477 3722093	IR Length 4 6				
rdware Devices Name II arm_dap_0 4 xc7z010_1 1:	5 D Code BA00477 3722093	IR Length 4 6				
rdware Devices Name I arm_dap_0 41 xc7z010_1 13	5 D Code BA00477 3722093	IR Length 4 6				
rdware Devices Name I arm_dap_0 41 xc7z010_1 1:	D Code BA00477 3722093	IR Length 4 6				
rdware Devices Name I arm_dap_0 4 xc7z010_1 1	D Code BA00477 3722093	IR Length 4 6				
rdware Devices Name II arm_dap_0 44 xc7z010_1 13	5 D Code BA00477 3722093	IR Length 4 6				
rdware Devices Name I arm_dap_0 4 xc7z010_1 1 vc7z010_1 1	5 D Code BA00477 3722093 60001, Ve	IR Length 4 6				

## 单击两次Next,然后单击Finish。未连接硬件 会话状态更改为服务器名称并且器件被高亮 显示。

Hardware	_ D & ×
< 🔀 🖨 🛃 ▶ 🕨 🔳	
Name	Status
🖃 📔 localhost (1)	Connected
🖹 🖉 🖉 xilinx_tcf/Digilent,	/210279526127A Open
🔷 arm_dap_0 (0)	Not programmed
<b>xc7z010_1</b> (0)	(active) Not programmed



### 在器件上单击鼠标右键,选择Program device或单击 窗口上方弹出的Program device—> XC7z010\_1链接到 目标FPGA器件进行编程;



单击确定对FPGA进行编程。开发板上Done指示灯亮时,器件编程结束。

## www.robei.com



