Step By Step Learning Robei

III. Encoder and decoder

Robei LLC

1. Objective

Through the design of simple encoder and decoder to realize data transformation. Common encoder used in digital design including Gray encoder, BCD encoder, 8-3 line encoder and 16-4 encoder. In this lab, we will use 8-3 line encoder and 3-8 line decoder as example to study the encoder and decoder.

2. Requirement

Priority encoder can compress multiple binary inputs into less outputs algorithm and often used in handling priority interrupt request. 8-3 line encoder compresses 8 bit input to 3 bit output, 8 bit inputs line can only have one bit in high voltage each time. Truth table of 8-3 line encoder shows in table1. 3-8 line decoder is the inverse of 8-3 line encoder.

x[7]	x[6]	x[5]	x[4]	x[3]	x[2]	x[1]	x[0]	y[2]	y[1]	y[0]
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1
				_ _	。 。 / 宁					

表 1.8-3 编码器真值表

3. Procedure

3.1 Encoder Design

1) Create a new module with name "encoder" with 2 input ports and one output port. Following fig.1 to modify the corresponding port properties.

Name	Inout	DataType	Datasize	Function		
Х	input	wire	7:0	input data		
en	input	wire	1	enable		
<u>tesi</u> y	output	reg	2:0	output		




Fig. 1. Ports' properties

2) Add algorithm code. Click "Code" tab under design, and type in the following code.




Fig. 3. Add code algorithm

```
//multiple sensitive signals in always
always (a) (en or x) begin
  if (en) begin
    case (x)
                 //learn how to write case in Verilog
    8'b00000001 : y = 3'b000;
    8'b00000010 : y = 3'b001;
    8'b00000100 : y = 3'b010;
    8'b00001000 : y = 3'b011;
    8'b00010000 : y = 3'b100;
    8'b00100000 : y = 3'b101;
    8'b01000000 : y = 3'b110;
    8'b10000000 : y = 3'b111;
   default : y= 3'b000; //don't forgot default value
  endcase
 end
end
```

- 3) Save. Press icon on Toolbar, or click on drop-down menu "Saveas" in menu "File", save this model in an empty folder. Note: this empty folder can not have white space in path, and can only use English characters.
- 4) Run. Press on icon _____ or click on drop-down menu "Run" in menu "Build".

In this process, Robei will generate complete Verilog code and check. If there is any error, it will show error message in Output window. Please follow the instruction to correct any errors. After that, congratulation, you have complete the counter design.

3.2 Decoder design

1) Create a new design with name "decoder" and type as module. Set input ports to 2 and output ports to 1. Please follow fig.4 to set corresponding port's properties.

Name	Inout	DataType	Datasize	Function
din	input	wire	2:0	input data
en	input	wire	1	enable
out	output	wire	7:0	output

Fig. 4. Decoder ports

	目型命名为decoder、 类型为 module, 同时具备 2 输入 1 输出。 1 性和名称参照图 1 进行对应的修改,
	out
	Den Bilder Bilder beiden
2)	Fig. 5. Decoder interface Add algorithm code. Click "Code" tab under design, and type in the following code.
	16 assign out = (en) ? (1 << din) : 8'b0 ;
	Graph / Code / Graph
	Fig. 6. Code algorithm for decoder assign out = (en) ? (1 << din) : 8'b0 ; //if en is 1, shift right 1 with din times, otherwise out
is 0.	Learn how to use "?: " in Verilog
3)	Save. Click on icon , save module to the same folder as encoder.
4)	Run. Click on icon to run error check. Any errors will be reported in Output window.

3.2 Testbench design


1) Create a new design. Press on icon in toolbar, in the pop up dialog, fill in blank with the following parameters in fig. 7.

Copyright © Robei


New Project Setting	
Module Name: codertest	
Module Type: testbench •	
Language: Verilog -	
Input Ports: 2	
Output Ports: 1	
Inout Ports: 0	\rightarrow
<u>O</u> K <u>C</u> ancel	
Fig. 7. Create testbench	

2) Modify color of ports. Select each port, modify color from property editor. Please make sure the properties of each port are same as shown in fig.8.

Name	Inout	DataType	Datasize	Function		
data	input 🏱	wire	2:0	signal data		
enco e n	input	wire	1	enable		
out	output	en_en wire	2:0	output data		



- 3) Save as testbench. Click on icon in Toolbar, save testbench to the same location as "encoder" and "decoder".
- 4) Add model. Under category "Current" in Toolbox, there will be two models showing up. Add each model on the testbench design, and connect them as fig.9.



5) Code stimulate. Press "Code" tab under testbech, type in the following code as stimulate for simulation. Remember to use \$finish to end this simulation.



codertest 🗵	段落して
15 initial begin	î -
16 data=3'b00	00;
17 en=0;	
18 #1 data=3	'b000;
19 en=1;	
20 #1 data=3	'b001;
21 #1 data=3	'b010;
22 #1 data=3	'b011; second second second second
23 #1 data=3	'b100; billion because a billi
24 #1 data=3	'b101; 20.00000 maabl
25 #1 data=3	'b110; 21. and Sfinish:
26 #1 data=3	'b111;
27 #1 data=3	'b000;
28 #1 data=3	'b001;
29 #1 \$finish	i;
30 end	
	Graph (Cod
Graph / Coo	de
Fig. 1	10. Stimulate code

6) Run simulation and check the waveform. Click on _____, check output

information, if there is no error, then click on . The Waveform window will show up. Click on signals listed in Workspace, add to wave window. Press

on toolbar of this window, it will zoom full of the wave. Analyze the waveform result and compare with your lab requirement.

Copyright © Robei

	10	8 8			0											
Signals	Values	15		-		4ns							10ns		Workspace	8
data[2:0]	3	0	X	1	X 2	<u>Х 3</u>	X 4	X 5		<u>6</u> X	7 X	0	X	1	codertest.vcd	
en	1		11	delle	data_d	i Sala A de	coder1		1						▲ Waves	
out[2:0]	3		X	1	X 2	X 3	X 4	X 5		<u>6</u> X	7 X	0	X	1	A Codertes A out_x[
en	1			en	len										✓ out[2:0	
x[7:0]	8		<u> </u>	2	X 4	X 8	X 10	X 2		<u>40 X</u>	80 X	1	x	2	✓ en ✓ data[2	••••1
y[2:0]	3		0	1	2	3	4			6	7	0		1	✓ data[2	
din[2:0]	3	0	X	1	X 2	X 3	X 4	X 5		<u>6 X</u>	7	0	X	1	✓ y[2:	
en	1														● x[7:1	ונ
out[7:0]	8		<u>1</u>	2	X 4	X <u>8</u>	X 10	X 2		40 X	80 X	1	X	2	▲ I codert	
															 ✓ out[✓ en ✓ din[2 	
		rs/guoshe dertest				ploode										

4. Questions

- 1) Use Robei to design a BCD encoder and test it.
- 2) Use Robei to design 16-4 line encoder and 4-16 line decoder, and create testbench to verify your design.
- 3) Use Robei to design a Gray encoder and test it.