Back

FPGA Engineer

02/18/2021 Views:1117
Fonts: 14px 16px 18px

Key Qualifications

1. Minimum 2 years working experience

2. Master of Verilog programming language

3. Familiar with DDR3/4、 USB3、MIPI、UFS、PCIE or HDMI

4. Serdes experience will be better

 

Education & Experience

Master degree preferred or at least 2 years working experience

 

Specific Duties

1. Develop high speed communication protocol

2. FPGA Verification 

3. System integration and test

Location: Qingdao, Wuxi

 

Send Resume to: robei@robei.com

 


 
Copyright © Robei | | 鲁ICP备14018662号 |